中文
FUDAN University
Home
Education and Teaching
Course Information
Student Information
Scientific Research
Academic Achievements
Research Projects
Patent Commercialization
Social Service
Academic Organizations
Social Positions
Others
Awards and Honors
Admissions Information
Photo Album
Faculty Blog
MORE
严昌浩
教授
Supervisor of Doctorate Candidates
Name (Pinyin):Yan Changhao
Date of Birth:1974-05-16
E-Mail:yanch@fudan.edu.cn
Date of Employment:2006-07-01
School/Department:集成电路与微纳电子创新学院
Education Level:研究生毕业
Business Address:上海浦东新区张衡路825号（复旦大学张江校区）微电子楼207
Gender:Male
Degree:博士学位
Professional Title:教授
Status:Employed
Academic Titles:科研人员
View more
Home
/
Scientific Research
/
Academic Achievements
Academic Achievements
Yan Changhao, 纳米集成电路互连线建模和光刻仿真中的大规模并行计算方法 -Scientia Sinica Informationis -2016-01-01 -46
Yan Changhao, 基于物理设计约束的模拟电路尺寸设计的优化算法GMSGA -JOURNAL OF FUDAN UNIVERSITY(NATURAL SCIENCE) -2019-01-01 -58
Multi-objective bayesian optimization for analog/RF circuit synthesis yangfan@fudan.edu.cn, xzeng@fudan.edu.cn -2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC) -2018-01-01 -Part F137710
An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel -PROCEEDINGS OF THE 2019 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, DATE 2019 -2019-01-01
A Highly Scalable Boundary Integral Equation and Walk-On-Spheres (BIE-WOS) Method for the Laplace Equation with Dirichlet Data -Communications in Computational Physics -2021-01-01 -29
An Efficient Yield Estimation Method for Layouts of High Dimensional and High Sigma SRAM Arrays -PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021) -2021-01-01 -2021-February
An efficient batch constrained Bayesian optimization approach for analog circuit synthesis via multi-objective acquisition ensemble -IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS -2022-01-01 -41
Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits -PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) -2017-01-01 -Part 128280
A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method -IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS -2021-01-01 -40
A Robust Batch Bayesian Optimization for Analog Circuit Synthesis via Local Penalization -PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC -2021-01-01
total39 1/4
first
previous
next
last
Page
Click:
The Last Update Time:..
中文